Dylan Thornburg CSEN 127 Lab 2 Prelab

Verilog:

```
module bcdadd (
	input [3:0] A,
	input [3:0] B,
	input Ci,
	output [3:0] bcd0,
	output [3:0] bcd1
);
	wire [3:0] S;
	wire Cout;
	wire [3:0]addr2out;
	wire C_rem_out;
	adder4 one (A,B,Ci,Cout,S);
	adder4 two (4'b0110,S,4'b0000,C_rem_out, addr2out);
	wire ovf_out;
	assign ovf_out = Cout || (S > 4'b1001);
	assign bcd0 = ovf_out ? addr2out : S;
	assign bcd1 = {3'b000, (C_rem_out | Cout)};
endmodule
```

Block Diagram:


A
B
4
4
CI
Cont
1
S (4bit)
OVF detect
CI
0
ovf_out
1
0
4 bit
Concatenate to
4 bit w/ 3'b000
B(D0)
4 bit
B(D1)